

1 **CLAIMS**

2

3 1. A method for debugging a target computer that utilizes virtual

4 memory paging, the method comprising:

5 transferring physical memory data from the target computer to a host

6 computer; and

7 replicating virtual memory data from the physical memory data on the host

8 computer.

9

10 2. The method as recited in claim 1, further comprising debugging a

11 fault on the target computer by analyzing replicated data on the host computer.

12

13 3. The method as recited in claim 1, further comprising caching the

14 replicated data in memory on the host computer.

15

16 4. The method as recited in claim 1, wherein the target computer

17 includes an operating system that uses table-driven paged memory management.

18

19 5. The method as recited in claim 1, wherein:

20 the target computer includes a processor that has halted execution; and

21 the virtual memory data is located in physical memory of the target

22 computer

23

24 6. A host computing system, comprising:

25 a processor;

1 memory;
2 means for establishing a connection between the memory and memory of a
3 target computer;
4 a data retrieval component configured to transfer address data from
5 memory of the target computer to the memory;
6 an address translation component configured to replicate virtual memory
7 addresses from the address data in the memory.

8
9 7. The host computing system as recited in claim 6, further comprising
10 cache memory configured to store the replicated virtual memory addresses.

11
12 8. The host computing system as recited in claim 6, wherein the host-
13 side address translation component is further configured to validate the replicated
14 virtual memory addresses.

15
16 9. The host computing system as recited in claim 6, further comprising a
17 memory management verifier that verifies that a processor of the target computing
18 system has memory management enabled.

19
20 10. The host computing system as recited in claim 6, wherein the means
21 for establishing a connection between the memory and memory of a target
22 computer comprises hardware-assisted debug probes.

1 **11.** A method, comprising:
2 accessing address tables from physical memory of a target computer
3 system;
4 replicating the address tables on a host computing system; and
5 using data contained in the address tables to derive virtual address data that
6 was used on the target computer system.

7
8 **12.** The method as recited in claim 11, further comprising storing the
9 address tables in memory on the host computer system.

10
11 **13.** The method as recited in claim 11, further comprising caching the
12 virtual address data on the host computer system.

13
14 **14.** The method as recited in claim 11, wherein the virtual address data
15 on the host computer system is identical to virtual address data on the target
16 computer system.

17
18 **15.** The method as recited in claim 11, further comprising determining if
19 memory management of a target computer system processor is enabled.

20
21 **16.** The method as recited in claim 11, further comprising performing
22 the method only if memory management of a target computer system processor is
23 enabled.

1 **17.** The method as recited in claim 11, wherein the accessing further
2 comprises:

3 locating the address tables in physical memory of the target computer
4 system; and

5 reading the address tables from the target computer.
6

7 **18.** The method as recited in claim 11, further comprising validating the
8 virtual address data to ensure it is identical to the virtual address data stored on the
9 target computer system.
10

11 **19.** The method as recited in claim 11, further comprising debugging a
12 fault that occurred on the target computer by analyzing the virtual address data on
13 the host computer system.
14

15 **20.** A computer-readable medium containing processor-executable
16 instructions that, when executed on a processor, perform the method of claim 11.
17

18 **21.** One or more computer-readable media containing computer-
19 executable instructions that, when executed by a computer, perform the following
20 steps:

21 transferring physical memory data contained of a target computer to a host
22 computer;

23 translating address data contained in the physical memory data to virtual
24 addresses utilized by the target computer.
25

1 **22.** The one or more computer-readable media as recited in claim 21,
2 further comprising computer-executable instructions that, when executed by a
3 computer, perform the following steps:

4 locating address data in the physical memory of the target computer; and
5 transferring only the address data to the host computer.
6

7 **23.** The one or more computer-readable media as recited in claim 21,
8 further comprising computer-executable instructions that, when executed by a
9 computer, caches data transferred from the target computer on the host computer.
10

11 **24.** The one or more computer-readable media as recited in claim 21,
12 further comprising computer-executable instructions that, when executed by a
13 computer, validating the transferred data to determine if the transferred data is
14 identical to the contents of the physical memory.
15

16 **25.** The one or more computer-readable media as recited in claim 21,
17 further comprising computer-executable instructions that, when executed by a
18 computer, determining if memory management is enabled on a processor in the
19 target computer prior to transferring data.
20
21
22
23
24
25